









Title		
Size	Number	Revision
A3		
Date:	3/30/2026	Sheet of
File:	D:\XCZU5EV_AD9361_SDR\PS_DDR4_SchDocBy:	





U51
FPGA_PART500_PS_PSMIO

GPIO_0	AF18	PS_MIO16	PS_MIO0	AG15	QSPI0_CLK
GPIO_1	AE18	PS_MIO17	PS_MIO1	AC16	QSPI0_DQ0
GPIO_2	AC19	PS_MIO18	PS_MIO2	AF15	QSPI0_DQ2
GPIO_3	AE19	PS_MIO19	PS_MIO3	AH15	QSPI0_DQ3
GPIO_4	AD19	PS_MIO20	PS_MIO4	AH16	QSPI0_DQ5
	AC21	PS_MIO21	PS_MIO5	AD16	QSPI0_CS
	AB20	PS_MIO22	PS_MIO6	AF16	
	AB18	PS_MIO23	PS_MIO7	AH17	
	AB19	PS_MIO24	PS_MIO8	AF17	GPIO_5
	AB21	PS_MIO25	PS_MIO9	AC16	
			PS_MIO10	AD17	GPIO_6
			PS_MIO11	AE17	GPIO_7
			PS_MIO12	AC17	
			PS_MIO13	AH18	GPIO_8
			PS_MIO14	AG18	GPIO_9
			PS_MIO15	AE18	GPIO_10

00µF C101 4.7µF C102 4.7µF

VCC0_PSI00_500




AE16

VCC0_PSI00_500


AB17

VCC0_PSI00_500

POWER



U5L
FPGA_PART502_PS_PSMIO



U5K
FPGA_PART502_PS_PSMIO

