




Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\B200 AD9361-FPGA Interface\B200	1

A

B

C



D

A


B

C



D




BANK 16	
IO_0_16	J8
IO_1LP_T0_16	H9
IO_1LN_T0_16	H8
IO_12P_T0_16	G10
IO_12N_T0_16	G9
IO_L3P_T0_DQS_16	J13
IO_L3N_T0_DQS_16	H13
IO_L4P_T0_16	J10
IO_L4N_T0_16	H14
IO_L5P_T0_16	G14
IO_L5N_T0_16	H12
IO_L6P_T0_16	H11
IO_L6N_T0_VREF_16	F9
IO_L7P_T1_16	F8
IO_L7N_T1_16	D9
IO_L8P_T1_16	D8
IO_L8N_T1_16	A9
IO_L9P_T1_DQS_16	A8
IO_L9N_T1_DQS_16	C9
IO_L10P_T1_16	B9
IO_L10N_T1_16	G11
IO_L11P_T1_SRCC_16	F10
IO_L11N_T1_SRCC_16	E10
IO_L12P_T1_MRCC_16	D10
IO_L12N_T1_MRCC_16	C12
IO_L13P_T2_MRCC_16	C11
IO_L13N_T2_MRCC_16	E11
IO_L14P_T2_SRCC_16	D11
IO_L14N_T2_SRCC_16	F14
IO_L15P_T2_DQS_16	F13
IO_L15N_T2_DQS_16	G12
IO_L16P_T2_16	T12
IO_L16N_T2_16	D14
IO_L17P_T2_16	D13
IO_L17N_T2_16	E13
IO_L18P_T2_16	E12
IO_L18N_T2_16	C14
IO_L19P_T3_16	C13
IO_L19N_T3_VREF_16	B12
IO_L20P_T3_16	B11
IO_L20N_T3_16	B14
IO_L21P_T3_DQS_16	A14
IO_L21N_T3_DQS_16	B10
IO_L22P_T3_16	A10
IO_L22N_T3_16	B15
IO_L23P_T3_16	A15
IO_L23N_T3_16	A13
IO_L24P_T3_16	A12
IO_L24N_T3_16	J14
IO_25_16	




BANK 15	
IO_0_15	K15
IO_1LP_T0_AD0P_15	C16
IO_1LN_T0_AD0N_15	B16
IO_12P_T0_AD8P_15	A18
IO_12N_T0_AD8N_15	A17
IO_L3P_T0_DQS_AD1P_15	B17
IO_L3N_T0_DQS_AD1N_15	C19
IO_L4P_T0_AD9P_15	B19
IO_L4N_T0_AD9N_15	C17
IO_L5P_T0_AD2P_15	C18
IO_L5N_T0_AD2N_15	D15
IO_L6P_T0_15	D16
IO_L6N_T0_VREF_15	H16
IO_L7P_T1_AD10P_15	G16
IO_L7N_T1_AD10N_15	G15
IO_L8P_T1_AD3P_15	F15
IO_L8N_T1_AD3N_15	J15
IO_L9P_T1_DQS_AD11P_15	J16
IO_L9N_T1_DQS_AD11N_15	E15
IO_L10P_T1_AD4P_15	E16
IO_L10N_T1_AD4N_15	G17
IO_L11P_T1_SRCC_AD12P_15	F18
IO_L11N_T1_SRCC_AD12N_15	E17
IO_L12P_T1_MRCC_AD5P_15	E18
IO_L12N_T1_MRCC_AD5N_15	D18
IO_L13P_T2_MRCC_15	H17
IO_L13N_T2_MRCC_15	H18
IO_L14P_T2_SRCC_15	D19
IO_L14N_T2_SRCC_15	D20
IO_L15P_T2_DQS_15	G19
IO_L15N_T2_DQS_ADV_B_15	F20
IO_L16P_T2_A28_15	F19
IO_L16N_T2_A27_15	E20
IO_L17P_T2_A26_15	H19
IO_L17N_T2_A25_15	G20
IO_L18P_T2_A24_15	K20
IO_L18N_T2_A23_15	J20
IO_L19P_T3_A22_15	J18
IO_L19N_T3_A21_VREF_15	J19
IO_L20P_T3_A20_15	L19
IO_L20N_T3_A19_15	L20
IO_L21P_T3_DQS_15	K16
IO_L21N_T3_DQS_A18_15	K17
IO_L22P_T3_A17_15	M17
IO_L22N_T3_A16_15	L18
IO_L23P_T3_FOE_B_15	L17
IO_L23N_T3_FWE_B_15	K18
IO_L24P_T3_RS1_15	M18
IO_L24N_T3_RS0_15	M16
IO_25_15	




Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\B200 AD9361-FPGA.SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\B200 Clock.SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\B200 RF Interface.SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\...SFP MGT.SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\...BANK12.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\B200 FX3 interface.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	4/07/2026	Sheet of
File:	C:\Users\...DRAM 32Bit.SchDoc	Drawn By:



第一层 线宽7.06MIL 阻抗线到铜10MIL 共面单端50R 参考L2

第一层 线宽4MIL 线距4.5MIL 差分100R 参考L2

第一层 线宽7.06MIL 线距8MIL 共面差分90R 阻抗线到铜的距离10MIL 参考L2

第一层 线宽5.46MIL 线距8MIL 共面差分100R 阻抗线到铜的距离10MIL 参考L2

第一层 7.33MIL 单端50R 参考L2

第三层 6.97MIL 内层单端50R 参考L2/L4

第三层 线宽4MIL 线距4.5MIL 差分100R 参考L2/L4

第六层 6.97MIL 内层单端50R 参考L5/L7

第六层 线宽4MIL 线距4.5MIL 差分100R 参考L5/L7

第八层 7.33MIL 单端50R 参考L7

第八层 线宽4MIL 线距4.5MIL 差分100R 参考L7

[illegible]